RTL Design Engineer (Markham)

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.THE ROLE

The memory PHY team is looking for a passionate and experienced design engineer for RTL and firmware development of high‑speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry‑leading memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers industry‑leading IP and help our experts in RTL, firmware, circuit and architecture teams develop leading edge and differentiating IPs.THE PERSON

You have a passion for modern, complex processor architecture, digital design and verification in general. You are a team player who has excellent communication skills. You have solid analytical and problem‑solving skills and are willing to learn and ready to take on problems. KEY RESPONSIBILITIES

Microarchitectural design and RTL implementation of IP features. Synthesis, STA, CDC/RDC, UPF design/simulation, power optimisation, gate simulation. PHY digital architecture development from pathfinding, coding, verification to physical implementation. Collaborate with firmware team to develop firmware sequences and algorithms.Analyse RTL design for power optimisation and timing optimisation. Collaborate with design verification team to execute on design features: timing synthesis and drive physical implementation. Participate in design specification and RTL code reviews. PREFERRED EXPERIENCE

Digital design engineering experience. Excellent knowledge of Verilog, SystemVerilog, C and a scripting language; experience with Python, Perl and TCL is a plus. Proficient in debugging firmware and RTL code using simulation tools. Proficient in using UVM testbenches and working in Linux and Windows environments.Knowledge of clocking architectures, synchronization and CDC methodology. Serialiser/deserialiser, DDR, memory controller or MAC design experience is preferred. Strong understanding of computer organisation/architecture. Mixed‑signal RTL experience is a plus. Exposure to leadership or mentorship is an asset.ACADEMIC CREDENTIALS

Bachelors or Masters degree in Computer Engineering or Electrical Engineering. LOCATION

Markham, Vancouver (open to Vancouver, BC and Ottawa, ON sites). EEO STATEMENT

AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, colour, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

#J-18808-Ljbffr